The server is under maintenance between 08:00 to 12:00 (GMT+08:00), and please visit
later.
We apologize for any inconvenience caused
The Implementation of Cyclic Redundancy Check Code System Based on FPGA
Author(s): Liu chuan, Li Gao-feng, Han Tuan-jun
Pages: 12-
14,31
Year: 2016
Issue:
6
Journal: Electronics Quality
Keyword: Digital communications; Cyclic redundancy check code;
Abstract: Generating error problem during transmission systems for digital communication signal is pro-posed based on FPGA cyclic redundancy check code system.The use of hardware description language VHDL design implementation and verification process of generating cyclic redundancy check code gener-ated by the verification and simulation software for the hardware platform QuartusII CRC,complete the de-sign of the entire calibration system through test:The system improves communication quality,shorten the design cycle and reduce the error rate in the communication to ensure the correctness and completeness of the data,and improve the reliability of data communication,there is a certain value in engineering.
Citations
No citation found