The server is under maintenance between 08:00 to 12:00 (GMT+08:00), and please visit later.
We apologize for any inconvenience caused
Login  | Sign Up  |  Oriprobe Inc. Feed
China/Asia On Demand
Journal Articles
Bookmark and Share
Design and Analysis of All-Digital Full-Hardware Phase-Locked Loop
Pages: 172-179
Year: Issue:  2
Journal: Transactions of China Electrotechnical Society

Keyword:  Phase-locked loopall-digitalfull-hardwarefield-programmable gate array(FPGA);
Abstract: The all-digital full-hardware implementation based on field-programmable gate array(FPGA) or application specific integrated circuits(ASIC) has the advantages of high parallelism and full-customer, so the optimization of performance index and cost of implementation is necessary to achieve the specified performance consuming the least resources. The performance indexes of alldigital full-hardware phase-locked loop(PLL) which can not be described in the s domain completely are derived in the z domain firstly, such as peak time, overshoot and setting time, and then this paper points out that one-step-delay in feedback causes the performance degradation, which is studied followed. Simulation and experimental results show that there is no obvious degradation of peak time,but the contour of setting time and overshoot are changed clearly, which strengthen the coupling of the integral and proportional coefficient.
Related Articles
No related articles found